

UNITED STATES PATENT APPLICATION FOR

BREAKPOINT CONTROL IN AN IN-CIRCUIT EMULATION SYSTEM

Inventors:

Steve Roe

and

Craig Nemecek

Prepared by:

WAGNER, MURABITO & HAO, LLP
Two North Market Street
Third Floor
San Jose, California 95113
(408) 938-9060

1
2
3
4
5 **BREAKPOINT CONTROL IN AN IN-CIRCUIT EMULATION SYSTEM**
6
7
8
9

10 **CROSS REFERENCE TO RELATED DOCUMENTS**
11
12
13
14
15
16

This application is a continuation-in-part of U.S. Patent Application Serial No. 09/975,105 filed October 10, 2001 to Nemecek entitled " Host to FPGA Interface in an In-Circuit Emulation System", which is hereby incorporated. The application is related to, incorporates by reference and claims priority benefit under 35 U.S.C. §119(e) of provisional patent application serial no. 60/243,708 filed October 26, 2000 to Snyder, et al. entitled "Advanced Programmable Microcontroller Device" which is also hereby incorporated herein by reference.

17
18
19 **COPYRIGHT NOTICE**
20
21
22
23
24

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

25
26 **FIELD OF THE INVENTION**
27
28

This invention relates generally to the field of In Circuit Emulation. More particularly, this invention relates to methods and apparatus for providing

1 breakpoint control in an In-Circuit Emulation System having a real microcontroller
2 and a virtual microcontroller.

3

4 BACKGROUND OF THE INVENTION

5 In-circuit emulation (ICE) has been used by software and hardware
6 developers for a number of years as a development tool to emulate the operation
7 of complex circuit building blocks and permit diagnosis and debugging of hardware
8 and software. Such in-circuit emulation is most commonly used currently to
9 analyze and debug the behavior of complex devices such as microcontrollers and
10 microprocessors that have internal structures that are far too complex to readily
11 model using computer simulation software alone.

12 **FIGURE 1** illustrates an exemplary conventional in-circuit emulation
13 arrangement 100 used to model, analyze and debug the operation of a
14 microcontroller device. In this arrangement, a host computer (e.g., a personal
15 computer) 110 is connected to a debug logic block 120 which is further connected
16 to a special version of the microcontroller device that has been developed specially
17 for use in emulation. Operational instructions are loaded from the host computer
18 110 through the debug logic 120 to the special version of the microcontroller 130.
19 The debug logic 120 monitors operation of the microcontroller 130 as the
20 instructions are executed. Depending upon the application, this operation may be
21 monitored while the special version of the microcontroller 130 is interconnected
22 with the circuitry that is intended to interface a production version of the
23 microcontroller in the finished product under development. Such interconnection
24 may be via simulation within host computer 110 or as actual circuitry or some
25 combination thereof. As the circuit is stepped through its operation, the debug
26 logic gathers information about the state of various components of the
27 microcontroller 130 during operation and feeds that information back to the host
28 computer 110 for analysis.

1 During the course of the analysis, various trace information such as time
2 stamps, register values, data memory content, etc. may be logged in the host
3 computer 110 for analysis and debugging by the designer. Additionally, it is
4 generally the case that various break points can be defined by the designer that
5 cause the program to halt execution at various points in the operation to permit
6 detailed analysis. Other debugging tools may also be provided to enable the user
7 to debug the operation of the circuit.

8 In-circuit emulation systems such as 100 have a number of disadvantages
9 and limitations. In earlier systems, the microcontroller 130 might have been simply
10 the production version of the microcontroller itself with no special debugging
11 features. In such systems, the information that can be gathered by the ICE system
12 100 is limited to that which is available at the pinouts of the microcontroller 130 (or
13 which can be extracted from the microcontroller using clever programming or
14 special coding supported by the processor).

15 Enhancements to such early systems provided the microcontroller or other
16 processor with an array of built-in debugging tools that use standard pins on the
17 part and built-in instructions that facilitated in-circuit emulation. In such enhanced
18 processors, the emulation tools are integrated into the part and thus become a
19 design constraint for developing and improving the part. Thus, support for the
20 debugging instruction code and the like can increase the cost and complexity of the
21 circuit.

22 Newer systems often use a so-called “bond-out” microcontroller. A bond-out
23 version of the microcontroller is a version of the production microcontroller that has
24 been designed with special wirebonding pads on the chip that are not normally
25 connected in the production wirebonding. The bond-out version connects these
26 pads to pins on the microcontroller package to permit access to otherwise
27 inaccessible points of the circuit to facilitate debugging. This technique is in
28 common use, but has the disadvantage of imposing significant limitations on the
29 circuit layout to permit space and circuitry associated with the special wirebonding
30 pads. Additionally, it is usually the case that substantial interface circuitry and

1 other special circuitry to facilitate the debugging and bond-out has to be added to
2 the circuit. This increases the complexity, size, power consumption and potentially
3 reduces the yield of the production part. Moreover, development resources are
4 required to lay out the bond-out circuitry and pads and do associated design of
5 such bond-out circuitry. Additionally, instruction code must generally be provided
6 and supported for such an implementation. Such resources may have to be applied
7 with every updated version of the part and may significantly impact speed,
8 cost or flexibility in development of improved versions of the part.

9 A third technique, one that is used in the Pentium™ and Pentium Pro™
10 series of microprocessors available from Intel Corporation, provides a special
11 "probe mode" of operation of the processor. When the processor is placed in this
12 probe mode, a number of internal signals are routed to a "debug port" for use by the
13 in-circuit emulation system. This debug port is used to permit the in-circuit
14 emulation system to communicate with the processors at all times and, when
15 placed in probe mode, to read otherwise inaccessible probe points within the
16 processor. Of course, providing such a probe mode requires significant design
17 resources to design in all such probe and debug functions and associated
18 instruction code support into the standard processor. This, of course, increases
19 development cost, chip complexity and chip size. Moreover, such facilities become
20 a part of the processor design which must be carried through and updated as
21 required as enhancements to the original design are developed.

22

23 SUMMARY OF THE INVENTION

24 The present invention relates generally to handling breakpoints in an ICE
25 system. Objects, advantages and features of the invention will become apparent
26 to those skilled in the art upon consideration of the following detailed description
27 of the invention.

28 In one embodiment consistent with the present invention a breakpoint
29 control mechanism for an In-Circuit Emulation system is provided. Break bits are
30 assigned to each instruction address and stored in a lookup table within a base

station containing a virtual microcontroller. As a program counter increments, a determination is made as to whether or not a break is to occur by reading the break bit from the lookup table. When a break is to occur, a breakpoint controller issues a break command over an interface to an actual microcontroller under test, thus freeing the microcontroller under test from having to include a look-up table on board for a breakpoint control or otherwise provide specifically for breakpoint control. This, advantageously, helps to minimize the dedicated debug circuitry required on the actual microcontroller.

An In-Circuit Emulation system breakpoint control consistent with an embodiment of the present invention has a microcontroller and a virtual microcontroller operating in lock-step synchronization. A breakpoint lookup table is associated with the virtual microcontroller with a break bit associated with each of a plurality of instruction addresses, the break bit being set to indicate that a break is to occur at a specified instruction address. A breakpoint controller sends a break message to the microcontroller whenever an instruction address is encountered that is associated with a set break bit.

A method of establishing a breakpoint in a microcontroller in an In-Circuit Emulation system consistent with certain embodiments of the present invention includes storing a breakpoint lookup table in a virtual microcontroller; executing a sequence of instructions in a microcontroller and in the virtual microcontroller in lock-step synchronization; at each instruction of the sequence of instructions, inspecting the breakpoint lookup table for a set break bit associated with instruction; and if a break bit is set, sending a break message to the microcontroller to implement a break in instruction execution.

A method of establishing a breakpoint in an In-Circuit Emulation system consistent with certain embodiments of the present invention include providing a microcontroller and a virtual microcontroller executing a sequence of instructions in lock-step synchronization, the virtual microcontroller having a breakpoint lookup table; determining an instruction address which a break is to precede; and programming the breakpoint lookup table to have a set break bit at the instruction

1 address with a break is to precede.

2 The above summaries are intended to illustrate exemplary embodiments of
3 the invention, which will be best understood in conjunction with the detailed
4 description to follow, and are not intended to limit the scope of the appended
5 claims.

6

7 **BRIEF DESCRIPTION OF THE DRAWINGS**

8 The features of the invention believed to be novel are set forth with
9 particularity in the appended claims. The invention itself however, both as to
10 organization and method of operation, together with objects and advantages
11 thereof, may be best understood by reference to the following detailed description
12 of the invention, which describes certain exemplary embodiments of the invention,
13 taken in conjunction with the accompanying drawings in which:

14 **FIGURE 1** is a block diagram of a conventional In-Circuit Emulation system.

15 **FIGURE 2** is a block diagram of an exemplary In-Circuit Emulation system
16 consistent with certain microcontroller embodiments of the present invention.

17 **FIGURE 3** is an illustration of the operational phases of an In-Circuit
18 Emulation system consistent with an embodiment of the present invention.

19 **FIGURE 4** is an illustration of the operational phases of an In-Circuit
20 Emulation system consistent with an embodiment of the present invention viewed
21 from a virtual microcontroller perspective.

22 **FIGURE 5** is a timing diagram useful in understanding an exemplary data
23 and control phase of operation of certain embodiments of the present invention.

24 **FIGURE 6** is a block diagram isolating the host to FPGA interface consistent
25 with an embodiment of the present invention

26 **FIGURE 7** is a flow chart describing the operation of the host to FPGA
27 interface in an embodiment consistent with the present invention.

28 **FIGURE 8** is a block diagram illustrating breakpoint control consistent with
29 an embodiment of the present invention.

1 **FIGURE 9** is a flow chart describing the break process consistent with an
2 embodiment of the present invention.
3
4

DETAILED DESCRIPTION OF THE INVENTION

5 In the following detailed description of the present invention, numerous
6 specific details are set forth in order to provide a thorough understanding of the
7 present invention. However, it will be recognized by one skilled in the art that the
8 present invention may be practiced without these specific details or with
9 equivalents thereof. In other instances, well known methods, procedures,
10 components, and circuits have not been described in detail as not to unnecessarily
11 obscure aspects of the present invention.

NOTATION AND NOMENCLATURE

12
13 Some portions of the detailed descriptions which follow are presented in
14 terms of procedures, steps, logic blocks, processing, and other symbolic
15 representations of operations on data bits that can be performed on computer
16 memory. These descriptions and representations are the means used by those
17 skilled in the data processing arts to most effectively convey the substance of their
18 work to others skilled in the art. A procedure, computer executed step, logic block,
19 process, etc., is here, and generally, conceived to be a self-consistent sequence
20 of steps or instructions leading to a desired result. The steps are those requiring
21 physical manipulations of physical quantities.
22

23 Usually, though not necessarily, these quantities take the form of electrical
24 or magnetic signals capable of being stored, transferred, combined, compared, and
25 otherwise manipulated in a computer system. It has proven convenient at times,
26 principally for reasons of common usage, to refer to these signals as bits, values,
27 elements, symbols, characters, terms, numbers, or the like.

28 It should be borne in mind, however, that all of these and similar terms are
29 to be associated with the appropriate physical quantities and are merely convenient

1 labels applied to these quantities. Unless specifically stated otherwise as apparent
2 from the following discussions, it is appreciated that throughout the present
3 invention, discussions utilizing terms such as "processing" or "transferring" or
4 "executing" or "determining" or "instructing" or "issuing" or "halting" or "clearing" or
5 the like, refer to the action and processes of a computer system, or similar
6 electronic computing device, that manipulates and transforms data represented as
7 physical (electronic) quantities within the computer system's registers and
8 memories into other data similarly represented as physical quantities within the
9 computer system memories or registers or other such information storage,
10 transmission or display devices.

11

12 **BREAKPOINT CONTROL IN AN IN-CIRCUIT EMULATION SYSTEM IN**
13 **ACCORDANCE WITH THE INVENTION**

14 While this invention is susceptible of embodiment in many different forms,
15 there is shown in the drawings and will herein be described in detail specific
16 embodiments, with the understanding that the present disclosure is to be
17 considered as an example of the principles of the invention and not intended to limit
18 the invention to the specific embodiments shown and described. In the description
19 below, like reference numerals are used to describe the same, similar or
20 corresponding parts in the several views of the drawings.

21 A commercial ICE system utilizing the present invention is available from
22 Cypress Micro Systems, Inc., for the CY8C25xxx/26xxx series of microcontrollers.
23 Detailed information regarding this commercial product is available from Cypress
24 Micro Systems, Inc., 22027 17th Avenue SE, Suite 201, Bothell, WA 98021 Bothell,
25 WA in the form of version 1.11 of "PSoC Designer: Integrated Development
26 Environment User Guide", which is hereby incorporated by reference. While the
27 present invention is described in terms of an ICE system for the above exemplary
28 microcontroller device, the invention is equally applicable to other complex circuitry
29 including microprocessors and other circuitry that is suitable for analysis and

1 debugging using in-circuit emulation. Moreover, the invention is not limited to the
2 exact implementation details of the exemplary embodiment used herein for
3 illustrative purposes.

4 Referring now to **FIGURE 2**, an architecture for implementation of an
5 embodiment of an ICE system of the present invention is illustrated as system 200.
6 In system 200, a Host computer 210 (e.g., a personal computer based on a
7 Pentium™ class microprocessor) is interconnected (e.g., using a standard PC
8 interface 214 such as a parallel printer port connection, a universal serial port
9 (USB) connection, etc.) with a base station 218. The host computer 210 generally
10 operates to run an ICE computer program to control the emulation process and
11 further operates in the capacity of a logic analyzer to permit a user to view
12 information provided from the base station 218 for use in analyzing and debugging
13 a system under test or development.

14 The base station 218 is based upon a general purpose programmable
15 hardware device such as a gate array configured to function as a functionally
16 equivalent "virtual microcontroller" 220 (or other device under test (DUT)). This is
17 accomplished using an associated integral memory 222 which stores program
18 instructions, data, trace information and other associated information. Thus, the
19 base station is configured as an emulator of the internal microprocessor portion of
20 the microcontroller 232. In preferred embodiments, a field programmable gate
21 array FPGA (or other programmable logic device) is configured to function as the
22 virtual microcontroller 220. The FPGA and virtual microcontroller 220 will be
23 referred to interchangeably herein. The base station 218 is coupled (e.g., using a
24 four wire interface 226) to a standard production microcontroller 232 mounted in a
25 mounting device referred to as a "pod". The pod, in certain embodiments, provides
26 connections to the microcontroller 232 that permit external probing as well as
27 interconnection with other circuitry as might be used to simulate a system under
28 development.

29 The FPGA of the base station 218 of the current embodiment is designed
30 to emulate the core processor functionality (microprocessor functions, Arithmetic

1 Logic Unit functions and RAM and ROM memory functions) of the Cypress
2 CY8C25xxx/26xxx series microcontrollers. The CY8C25xxx/26xxx series of
3 microcontrollers also incorporates I/O functions and an interrupt controller as well
4 as programmable digital and analog circuitry. This circuitry need not be modeled
5 using the FPGA 220. Instead, the I/O read information, interrupt vectors and other
6 information can be passed to the FPGA 220 from the microcontroller 232 over the
7 interface 226 as will be described later.

8 In order to minimize the need for any special ICE related functions on the
9 microcontroller 232 itself, the FPGA 220 and associated circuitry of the base station
10 218 are designed to operate functionally in a manner identically to that of
11 microprocessor portion of the production microcontroller, but to provide for access
12 to extensive debug tools including readout of registers and memory locations to
13 facilitate traces and other debugging operations.

14 The base station 218's virtual microcontroller 220 operates to execute the
15 code programmed into the microcontroller 232 in lock-step operation with the
16 microcontroller 232. Thus, the actual microcontroller 232 is freed of any need to
17 provide significant special facilities for ICE, since any such facilities can be
18 provided in the virtual microcontroller 220. The base station 218's virtual
19 microcontroller 220 and microcontroller 232 operate together such that I/O reads
20 and interrupts are fully supported in real time. The combination of real and virtual
21 microcontroller behave just as the microcontroller 232 would alone under normal
22 operating conditions. I/O reads and interrupt vectors are transferred from the
23 microcontroller 232 to the base station 218 as will be described later. Base station
24 218 is then able to provide the host computer 210 with the I/O reads and interrupt
25 vectors as well as an array of information internal to the microcontroller 232 within
26 memory and register locations that are otherwise inaccessible.

27 In the designing of a microcontroller other complex circuit such as the
28 microcontroller 232, it is common to implement the design using the VerilogTM
29 language (or other suitable language). Thus, it is common that the full functional
30 design description of the microcontroller is fully available in a software format. The

base station 218 of the current embodiment is based upon the commercially available Spartan™ series of FPGAs from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. The Verilog™ description can be used as the input to the FPGA design and synthesis tools available from the FPGA manufacturer to realize the virtual microcontroller 220 (generally after timing adjustments and other debugging). Thus, design and realization of the FPGA implementation of an emulator for the microcontroller (virtual microcontroller) or other device can be readily achieved by use of the Verilog™ description along with circuitry to provide interfacing to the base station and the device under test (DUT).

In the embodiment described in connection with **FIGURE 2**, the actual production microcontroller 232 carries out its normal functions in the intended application and passes I/O information and other information needed for debugging to the FPGA 220. The virtual microcontroller 220 implemented within the FPGA of base station 218 serves to provide the operator with visibility into the core processor functions that are inaccessible in the production microcontroller 232. Thus, the FPGA 220, by virtue of operating in lock-step operation with the microcontroller 232 provides an exact duplicate of internal registers, memory contents, interrupt vectors and other useful debug information. Additionally, memory 222 can be used to store information useful in trace operations that is gathered by the FPGA 220 during execution of the program under test. This architecture, therefore, permits the operator to have visibility into the inner workings of the microcontroller 232 without need to provide special bondouts and expensive circuitry on the microcontroller itself.

The base station 218's FPGA based virtual microcontroller 220, operating under control of host computer 210, carries out the core processor functions of microcontroller 232 and thus contains a functionally exact emulated copy of the contents of the registers and memory of the real microcontroller 232. The ICE system starts both microcontrollers (real and virtual) at the same time and keeps them running in synchronization. The real microcontroller 232 sends I/O data to the base station 218 (and in turn to the ICE software operating on the host

1 computer 210 if required) fast enough to keep the real microcontroller 232 and the
2 virtual microcontroller 220 of base station 218 in synchronization. Whenever the
3 system is halted (i.e., when the system is not emulating), other information such
4 as flash memory programming functions, test functions, etc. can be sent over the
5 interface.

6 Because the microcontroller 232 operates in synchronization with the virtual
7 microcontroller 220, less data needs to be sent over the four wire interface than
8 would be required in an ICE system otherwise. The type of data sent over the lines
9 is allowed to change depending on when the data is sent in the execution
10 sequence. In other words, depending on the execution sequence time, the
11 information over the data lines can be commands to the real microcontroller 232
12 or they can be data. Since the clock frequency of the real microcontroller 232 is
13 programmable, it copies its current clock on one of the lines of the four wire
14 interface. Moreover, the lock-step operation of the microcontroller 232 and the
15 virtual microcontroller 220 allows the virtual microcontroller 220 to not require
16 certain resources of the microcontroller 232 such as timers, counters, amplifiers,
17 etc. since they are fully implemented in the microcontroller 232. In addition, the
18 microcontroller 232 (or other DUT) can be debugged in real time without need for
19 extensive debug logic residing on the microcontroller 232, since all registers and
20 memory locations, etc. are available through the virtual microcontroller 220.

21 In the embodiment illustrated, the basic interface used is a four line interface
22 between microcontroller 232 and base station 218. This interface permits use of
23 a standard five wire Category Five patch cable to connect the microcontroller 232
24 and base station 218 in one embodiment, but of course, this is not to be considered
25 limiting. The four wire interface 226 of the present embodiment can be functionally
26 divided into two functional portions. A data transport portion 242 carries two data
27 lines in the current embodiment. A clock portion 246 carries a debug system clock
28 plus the microcontroller clock signal for the microcontroller 232. Three additional
29 lines are also provided (not shown) for supply, ground and a reset line. But, the
30 data transport portion 242 and the clock portion 246 are of primary interest, since

1 the supply and reset functions can be readily provided in any other suitable manner.
2

3 The two portions of the interface are implemented in the current embodiment
4 using four lines as described, however, in other embodiments, these two portions
5 can be implemented with as few as two wires. In the current embodiment, the
6 microcontroller clock signal can be varied by programming (even dynamically
7 during execution of a program). Therefore, it is desirable to have two clock signals
8 - the microcontroller clock to easily track the microcontroller clock timing as well
9 as a system clock that regulates the data transfer and other operations. However,
10 in other embodiments, particularly where a clock frequency is not changed
11 dynamically, a single clock can be used. The single clock can be multiplied or
12 divided as required to implement the required clocking signals.

13 The present embodiment using an eight bit microcontroller that only reads
14 eight bits at a time on any given I/O read. Thus, the present microcontroller 232
15 needs only to effect serializing and transferring a maximum of one eight bit I/O read
16 for each instruction cycle. This is easily accommodated using two data lines
17 transferring four bits each over four system clock cycles. However, using a clock
18 which is two times faster, a single line could equally well transfer the data in the
19 same time. Similarly, four lines could be used to transfer the same data in only two
20 clock cycles. In any case, the objective is to transfer the data in a short enough
21 time to permit the virtual microcontroller 220 to process the data and issue any
22 needed response before the next instruction cycle begins. The time required to
23 accomplish this is held at a minimum in the current invention, since the system
24 synchronization eliminates need for any overhead protocol for transmission of the
25 data.

26 The current embodiment of the invention uses a four line communication
27 interface and method of communicating between the FPGA within base station 218
28 (acting as a "virtual microcontroller" 220 or ICE) and the real microcontroller device
29 under test (microcontroller 232). The four line communication interface is time-
30 dependent so that different information can be transferred at different times over a
small number of communication lines. Moreover, since the two processors operate

1 in lockstep, there is no need to provide bus arbitration, framing, or other protocol
2 overhead to effect the communication between the microcontroller 232 and the
3 virtual microcontroller 220. This interface is used for, among other things,
4 transferring of I/O data from the microcontroller 232 to the FPGA 220 (since the
5 FPGA emulates only the core processor functions of the microcontroller in the
6 current embodiment). A first interface line (Data1) is a data line used by the
7 microcontroller 232 to send I/O data to the FPGA based virtual microcontroller 220.
8 This line is also used to notify the FPGA 220 of pending interrupts. This Data1 line
9 is only driven by the real microcontroller 232. A second data line (Data2), which is
10 bidirectional, is used by the microcontroller 232 to send I/O data to the FPGA based
11 virtual microcontroller of base station 218. In addition, the FPGA 220 uses the
12 Data2 line to convey halt requests (i.e., to implement simple or complex
13 breakpoints) to the microcontroller 232.

14 A third interface line is a 24/48 Mhz debug system clock used to drive the
15 virtual microcontroller 220's communication state machines (the logic used within
16 the state controller to communicate with the microcontroller 232). In the current
17 embodiment, this clock always runs at 24 MHz unless the microcontroller 232's
18 internal clock is running at 24 Mhz. In this case the system clock switches to 48
19 Mhz. Of course, these exact clock speeds are not to be considered limiting, but are
20 presented as illustrative of the current exemplary embodiment. The fourth interface
21 line is the internal microcontroller clock from the microcontroller 232.

22 A fifth line can be used to provide a system reset signal to effect the
23 simultaneous startup of both microcontrollers. This fifth line provides a convenient
24 mechanism to reset the microcontrollers, but in most environments, the
25 simultaneous startup can also be effected in other ways including switching of
26 power. Sixth and Seventh lines are provided in the current interface to provide
27 power and ground for power supply.

28 The base station 218's virtual microcontroller 220 communicates with the
29 microcontroller 232 via four signal and clock lines forming a part of the four line
30 interface 226 forming a part of a seven wire connection as described below. The

1 interface signals travel over a short (e.g., one foot) of CAT5 network cable. The ICE
2 transmits break commands to the microcontroller 232 via the base station 218,
3 along with register read/write commands when the microcontroller 232 is halted.
4 The microcontroller 232 uses the interface to return register information when
5 halted, and to send I/O read, interrupt vector, and watchdog information while
6 running. The microcontroller 232 also sends a copy of its internal clocks for the
7 ICE. The four lines of the four line interface are the first four entries in the table
8 below. Each of the signals and their purpose is tabulated below in **TABLE 1**:

	Signal Name	Signal Direction with Respect to Base Station 218	Description
1	U_HCLK (Data Clock or HCLOCK)	In	24/48MHz data clock driven by microcontroller 232. This clock is used to drive the ICE virtual microcontroller communication state machines. This clock always runs at 24MHz, unless the U_CCLK clock is running at 24MHz — then it switches to 48MHz.
2	U_CCLK (microcontroller Clock or CCLOCK)	In	The internal microcontroller 232 CPU clock.
3	U_D1_IRQ (Data1)	In	One of two data lines used by the microcontroller 232 to send I/O data to the ICE. This line is also used to notify the ICE of pending interrupts. This line is only driven by the microcontroller 232 (i.e., unidirectional).
4	U_D0_BRQ (Data0)	In/Out	One of two data lines used by the microcontroller 232 to send I/O data to the ICE. The ICE uses this line to convey halt requests and other information to the microcontroller 232. This line is used for bi-directional communication.
5	ICE POD_RST (RESET)	Out	Optional active high reset signal to microcontroller 232.
6	ICE POD_PW_R (POWER)	Out	Optional power supply to microcontroller 232.
7	ICE POD_GND	Out	Optional ground wire to microcontroller 232.

TABLE 1

1
2 Synchronization between the microcontroller 232 and the virtual
3 microcontroller 220 is achieved by virtue of their virtually identical operation. They
4 are both started simultaneously by a power on or reset signal. They then track
5 each other's operation continuously executing the same instructions using the
6 same clocking signals. The system clock signal and the microcontroller clock
7 signal are shared between the two microcontrollers (real and virtual) so that even
8 if the microprocessor clock is changed during operation, they remain in lock-step.

9 In accordance with certain embodiments of the invention, a mechanism is
10 provided for allowing the FPGA 220 of base station 218 and the microcontroller 232
11 to stop at the same instruction in response to a breakpoint event (a break or halt).
12 The FPGA 220 has the ability monitor the microcontroller states of microcontroller
13 232 for a breakpoint event, due to its lock-step operation with microcontroller 232.
14 In the process of executing an instruction, an internal start of instruction cycle (SOI)
15 signal is generated (by both microcontrollers) that indicates that the device is about
16 to execute a next instruction. If a breakpoint signal (a halt or break signal - the
17 terms "halt" and "break" are used synonymously herein) is generated by the FPGA,
18 the execution of the microcontroller 232 can be stopped at the SOI signal point
19 before the next instruction starts.

20 Although the SOI signal is labeled as a signal indicating the start of an
21 instruction, the SOI signal is used for multiple purposes in the present
22 microcontroller. It is not required that the SOI signal actually indicate a start of
23 instruction for many purposes, merely that there be a convenient time reference on
24 which to base certain actions. For example, any reference signal that always takes
25 place prior to execution of an instruction can be used as a time reference for
26 reading a halt command. Accordingly, any such available or generated reference
27 signal can be used equivalently as a "halt read" signal without departing from the
28 present invention. That notwithstanding, the SOI signal is conveniently used in the
29 current embodiment and will be used as a basis for the explanation that follows, but
30 should not be considered limiting.

1 Logic within the FPGA 220 of base station 218 allows not only for
2 implementation of simple breakpoint events, but also for producing breakpoints as
3 a result of very complex events. By way of example, and not limitation, a
4 breakpoint can be programmed to occur when a program counter reaches 0x0030,
5 an I/O write is happening and the stack pointer is about to overflow. Other such
6 complex breakpoints can readily be programmed to assist in the process of
7 debugging. Complex breakpoints are allowed, in part, also because the virtual
8 microcontroller 220 has time to carry out complex computations and comparisons
9 after receipt of I/O data transfers from the microcontroller 232 and before the next
10 instruction commences. After the receipt of I/O data from the microcontroller 232,
11 the FPGA 220 of base station 218 has a relatively long amount of computation time
12 to determine if a breakpoint event has occurred or not. In the event a breakpoint
13 has occurred, the microcontroller 232 can be halted and the host processor 210 is
14 informed.

15 An advantage of this process is that the FPGA 220 and the microcontroller
16 232 can be stopped at the same time in response to a breakpoint event. Another
17 advantage is that complex and robust breakpoint events are allowed while still
18 maintaining breakpoint synchronization between the two devices. These
19 advantages are achieved with minimal specialized debugging logic (to send I/O
20 data over the interface) and without special bond-out circuitry being required in the
21 microcontroller device under test 232.

22 Normal operation of the current microcontroller is carried out in a cycle of
23 two distinct stages or phases as illustrated in connection with **FIGURE 3**. The
24 cycle begins with the initial startup or reset of both the microcontroller 232 and the
25 virtual microcontroller 220 at 304. Once both microcontrollers are started in
26 synchronism, the data phase 310 is entered in which serialized data is sent from
27 the microcontroller to the virtual microcontroller. At the start of this phase the
28 internal start of instruction (SOI) signal signifies the beginning of this phase will
29 commence with the next low to high transition of the system clock. In the current
30 embodiment, this data phase lasts four system clock cycles, but this is only

1 intended to be exemplary and not limiting. The SOI signal further indicates that any
2 I/O data read on the previous instruction is now latched into a register and can be
3 serialized and transmitted to the virtual microcontroller. Upon the start of the data
4 phase 310, any such I/O read data (eight bits of data in the current embodiment)
5 is serialized into two four bit nibbles that are transmitted using the Data0 and Data1
6 lines of the current interface data portion 242. One bit is transmitted per data line
7 at the clock rate of the system clock. Thus, all eight bits are transmitted in the four
8 clock cycles of the data transfer phase.

9 At the end of the four clock cycle data transfer phase in the current
10 embodiment, the control phase 318 begins. During this control phase, which in the
11 current embodiment may be as short as two microcontroller clock periods (or as
12 long as about fourteen clock periods, depending upon the number of cycles
13 required to execute an instruction), the microcontroller 232 can send interrupt
14 requests, interrupt data, and watchdog requests. Additionally, the virtual
15 microcontroller 220 can issue halt (break) commands. If a halt command is issued,
16 it is read by the microcontroller at the next SOI signal. Once the control phase
17 ends, the data transfer phase repeats. If there is no data to transfer, data1 and
18 data2 remain idle (e.g., at a logic low state). To simplify the circuitry, I/O bus data
19 are sent across the interface on every instruction, even if it is not a bus transfer.
20 Since the virtual microcontroller 220 is operating in synchronization with
21 microcontroller 232 and executing the same instructions, the emulation system
22 knows that data transferred during non I/O read transfers can be ignored.

23 **FIGURE 4** shows this operational cycle from the perspective of the virtual
24 microcontroller 220. During the data transfer phase 310, the serialized data is
25 received over Data0 and Data1. It should be noted that prior to receipt of this I/O
26 data, the microcontroller 232 has already had access to this data for several clock
27 cycles and has already taken action on the data. However, until receipt of the I/O
28 read data during the data transfer phase 310, the virtual microcontroller 220 has not
29 had access to the data. Thus, upon receipt of the I/O read data during the data
30 phase 310, the virtual microcontroller 220 begins processing the data to catch up

1 with the existing state of microcontroller 232. Moreover, once the I/O data has been
2 read, the host computer 210 or virtual microcontroller 220 may determine that a
3 complex or simple breakpoint has been reached and thus need to issue a break
4 request. Thus, the virtual microcontroller should be able to process the data quickly
5 enough to make such determinations and issue a break request prior to the next
6 SOI. Break requests are read at the internal SOI signal, which also serves as a
7 convenient reference time marker that indicates that I/O data has been read and
8 is available for transmission by the microcontroller 232 to the virtual microcontroller
9 220.

10 By operating in the manner described, any breakpoints can be guaranteed
11 to occur in a manner such that both the virtual microcontroller 220 and the
12 microcontroller 232 halt operation in an identical state. Moreover, although the
13 virtual microcontroller 220 and the microcontroller 232 operate on I/O data obtained
14 at different times, both microcontrollers are in complete synchronization by the time
15 each SOI signal occurs. Thus, the virtual microcontroller 220 and the
16 microcontroller 232 can be said to operate in lock-step with respect to a common
17 time reference of the SOI signal as well as with respect to execution of any
18 particular instruction within a set of instructions being executed by both virtual
19 microcontroller 220 and the microcontroller 232.

20 A transfer of I/O data as just described is illustrated with reference to the
21 timing diagram of **FIGURE 5**. After the microcontroller 232 completes an I/O read
22 instruction, it sends the read data back to the base station 218 to the virtual
23 microcontroller, since the virtual microcontroller 220 of the present embodiment
24 implements only the core processor functions (and not the I/O functions). The ICE
25 system can expect the incoming data stream for an I/O read to commence with the
26 first positive edge of U_HCLK (the debug or system clock) when SOI signal for the
27 following instruction is at a predetermined logic level (e.g., a logic high). Thus, at
28 time T1, the SOI signal makes a transition to a logic high and one system clock
29 cycle later at time T2, the data transfer phase 310 begins. This timing allows the
30 ICE system to get the read data to the emulated accumulator of base station 218

1 before it is needed by the next instruction's execution. Note that the first SOI pulse
2 shown in **FIGURE 5** represents the first SOI following the I/O read instruction (but
3 could be any suitable reference time signal). Transfer of the data from the
4 microcontroller 232 is carried out using the two data lines (data2 and data1, shown
5 as U_D0_BRK and U_D1_IRQ) with each line carrying four bits of an eight bit word.
6 During this data transfer phase 310, an eight bit transfer representing the I/O read
7 data can take place from the microcontroller 232 to the base station 210 in the four
8 clock cycles between T2 and T3. The control phase 318 starts at time T3 and
9 continues until the beginning of the next data transfer phase 310. The SOI signal
10 at T4 indicates that the next data transfer phase is about to start and serves as a
11 reference time to read the data2 line to detect the presence of any halt signal from
12 the virtual microcontroller 220. The current control phase 318 ends at T5 and the
13 next data transfer phase 310 begins.

14 The base station 218 only transmits break (halt) commands to the
15 microcontroller 232 during the control phase. After the microcontroller 232 is halted
16 in response to the break command, the interface can be used to implement
17 memory / register read / write commands. The halt command is read at the SOI
18 signal transition (T1 or T4). The microcontroller 232 uses the interface to return
19 register information when halted, and to send I/O read, interrupt vector and
20 watchdog timer information while running.

21 To summarize, a break is handled as follows: The ICE asserts U_D0_BRQ
22 (break) to stop the microcontroller 232. When the ICE asserts the break, the
23 microcontroller 232 reads it at the SOI transition to high and stops. The ICE assert
24 breaks during the control phase. The microcontroller 232 samples the U_D0_BRQ
25 line at the rising edge of SOI (at T4) to determine if a break is to take place. After
26 halting, the ICE may issue commands over the U_D0_BRQ line to query the status
27 of various registers and memory locations of the virtual microcontroller or carry out
28 other functions.

29 In the case of an interrupt, if an interrupt request is pending for the
30 microcontroller 232, the system asserts U_D1_IRQ as an interrupt request during

1 the control phase of the microcontroller 232. Since the interrupt signal comes to
2 the virtual microcontroller 220 from the microcontroller 232 during the control
3 phase, the virtual microcontroller 220 knows the timing of the interrupt signal going
4 forward. That is, the interrupt signal is the synchronizing event rather than the SOI
5 signal. In case of an interrupt, there is no SOI, because the microcontroller 232
6 performs special interrupt processing including reading the current interrupt vector
7 from the interrupt controller. Since program instructions are not being executed
8 during the interrupt processing, there is no data / control phase. The virtual
9 microcontroller 220 expects the interrupt vector to be passed at a deterministic time
10 across the interface during this special interrupt processing and before execution
11 of instructions proceeds. Since the virtual microcontroller 220 of the current
12 embodiment does not implement an interrupt controller, interrupt vectors are read
13 from the interrupt controller upon receipt of an interrupt request over the interface.
14 The interrupt vector data is passed over the interface using the two data lines as
15 with the I/O read data, following the assertion of an internal microcontroller IVR_N
16 (active low) signal during the control phase. In the current embodiment, an
17 interrupt cycle is approximately 10 clock cycles long. Since the interrupt service
18 cycle is much longer than the time required to transfer the current interrupt vector,
19 the data is easily transferred using the two data lines, with no particular timing
20 issues.

21 If the microcontroller 232 undergoes a watchdog reset, it asserts the IRQ
22 (interrupt) and BRQ (break) lines indefinitely. The ICE detects this condition and
23 further detects that the microcontroller clock has stopped. This is enough to
24 establish that a watchdog reset has occurred. The ICE applies an external reset,
25 and notifies the ICE software in the host computer 210.

26 Referring now to the block diagram of **FIGURE 6**, the interface between the
27 host processor 210 and the base station 218 of a preferred embodiment of the
28 present invention is illustrated. In this embodiment, the connection between the
29 host processor 210 and the FPGA 220 is advantageously provided using a standard
30 IEEE 1284 parallel printer cable 214 with communication carried out using a

1 modification of standard EPP (enhanced parallel port) communication protocol. Of
2 particular interest in this communication interface is the data strobe connection
3 412, the INIT (initialize) connection 416 and the eight data connections (data line
4 0 through data line 7) 420. These connection are directly connected to the FPGA
5 with the INIT connection connected to the FPGA RESET pin. The data strobe line
6 412 is connected to the FPGA configuration clock input and the eight data lines 420
7 are connected to data input pins of the FPGA.

8 When the software on the host is started, the INIT connection 416 is driven
9 by the host computer 210 to a logic low causing the FPGA to clear its configuration
10 memory 424 and begin receiving configuration data. The configuration data is
11 stored in configuration memory to define the functionality of the FPGA. This
12 configuration data is clocked in eight bits at a time over the data lines 420 using the
13 data strobe signal as a clock signal. That is, an eight bit word is placed on the
14 interface data lines 420 by host processor 210 followed by toggling the data strobe
15 line to clock the data into the FPGA 220. This unidirectional data transfer from the
16 host computer incorporates a set of design parameters that configure the circuitry
17 of the FPGA 220 to function, in part, as a standard IEEE 1284 EPP interface once
18 the FPGA 220 is programmed and functional. This programming configures the
19 FPGA 220 to have an IEEE 1284 EPP interface with the data lines 420 connected
20 to the FPGA as bidirectional data lines, the configuration clock configured to
21 operate as the IEEE 1284 data clock line connected to data strobe 412 and the INIT
22 line 416 continues to drive the FPGA clear and reset function.

23 Data transfer continues in this manner until the FPGA 220 is fully
24 programmed by virtue of having received the correct amount of data required by the
25 particular FPGA 220 used in base station 218. Thus, each time the host software
26 is initialized, a data transfer to the FPGA 220 occurs to program the FPGA 220 to
27 function in its capacity of a virtual microcontroller (in this embodiment). Once
28 programming ceases, the FPGA 220 "wakes up" as a virtual microcontroller (or
29 whatever device is programmed into the FPGA 220 in general) and begins to
30 function as the virtual microcontroller. At this point, the interface 214 ceases to

1 function as a unidirectional programming interface and begins to function as a
2 bidirectional communication interface using the programmed operation of the
3 FPGA 220 communicating through its programmed IEEE 1248 EPP parallel
4 communication interface.

5 In the virtual microcontroller mode of operation of the FPGA 220,
6 communication is carried out using the eight data lines 420 as bidirectional data
7 lines compliant with IEEE 1284 EPP parallel communication protocol with the data
8 strobe line 412 used as a data clock and the INIT line 416 continuing to act as a
9 clear and reset signal. INIT line 416 can thus be used to reinitialize the
10 programming of the FPGA 220, for example, to revise a design parameter or to
11 simply restart the ICE system. **TABLE 2** below summarizes the significant
12 connections of this interface.
13

Interface Lines	Program Mode Function	Free Running "Awake" Mode Function
Data bits 0 through 7	Unidirectional data into the FPGA	Bidirectional EPP compliant communication
Data Strobe	Unidirectional programming clock	EPP Compliant Data Strobe
INIT	Low signal indicates clear configuration memory and prepare to receive new configuration data	Low signal indicates clear configuration memory and enter programming mode - prepare to receive new configuration data

18 **TABLE 2**
19

20 The programming and communication process between the host 210 and
21 the FPGA 220 is described in flow chart 500 of **FIGURE 7** starting at 502. The host
22 software is loaded and initialized at 506, and asserts a logic low on the INIT line
23 416 to signal a reset and clearing of the FPGA 220's configuration memory 424 at
24 510. In response to this signal, the FPGA 220 clears configuration memory 424 at

1 514. The Host computer 210 then begins transferring a new set of configuration
2 parameters to the FPGA 220 at 520 by strobing data into the FPGA's configuration
3 memory 424. This set of configuration parameters configures the FPGA 220 to
4 have an IEEE 1284 EPP compliant communication interface. In other
5 embodiments, other modes of communication could also be used (e.g., extended
6 communication port (ECP) or serial communications) could be used without
7 departing from the invention.

8 This process continues at 526 until all data are transferred at 530. The
9 FPGA 220 then wakes up to operate with the new configuration parameters stored
10 in configuration memory 424 at 534. The FPGA 220 continues to operate as
11 configured at 538 until such time as the INIT line 416 is again asserted by the Host
12 computer 210 at 544. Control then returns to 514 where the FPGA 220 is cleared
13 and the reprogramming process proceeds as previously described.

14 Using this mechanism, the FPGA 220 can be coupled to the host computer
15 210 using a single interface 214 for both programming the FPGA 220 and for later
16 communication with the FPGA 220 operating as the virtual microcontroller. This
17 avoids use of multiple interface connections and/or use of a separate processor to
18 handle details associated with configuration programming and communication with
19 the FPGA 220.

20 The present invention provides for full in-circuit emulation without need for
21 a special bond-out version of a DUT. This is accomplished using a minimal
22 amount of design embedded within the DUT itself. In the current embodiment, the
23 only functionality required of the production microcontroller itself is to provide for
24 transfer of data over two lines forming the data portion of the interface and reading
25 commands for break, watchdog and interrupt functions received over the same two
26 data lines. These provisions are simple to implement, and use minimal circuitry.
27 The two additional pinouts used for this function were readily accommodated in the
28 eight bit microcontroller of the current invention. Moreover, the use of a single
29 standard IEEE 1284 printer cable interface between the virtual microcontroller and
30 the host computer to provide both FPGA programming and communication

1 between the ICE system and the Host processor provides for a simple and versatile
2 implementation.

3 In conventional In-Circuit Emulation systems, breaks are set by inserting a
4 halt command or a trap within the microcontroller or other device's operational
5 code. In other devices, a memory such as a Random Access Memory is provided
6 in the microcontroller device wherein a halt or break bit is provided for each line of
7 code. In such a system, a break bit defines the line of code wherein a break in
8 processing is to occur. Unfortunately, with such devices the requirement for storing
9 break addresses within the microcontroller suggests that the microcontroller has
10 to be burdened with additional memory useful only for the purpose of providing this
11 break function for debugging.

12 The present invention utilizes the virtual microcontroller 220 and base station
13 218 to provide break functions so that the microcontroller 232 is freed of the burden
14 of implementation of a break table. **FIGURE 8** illustrates the mechanism utilized
15 in conjunction with certain embodiments of the present invention in which a look-up
16 table 610 is provided within the base station 218. Look-up table 610 has one
17 address location for each line of assembly instruction. Associated with each
18 address is a break bit such that (in this example) a logic 0 in the address location
19 means that no break is to occur while a logic 1 indicates that a break is to occur.
20 In **FIGURE 8**, the 1 in the break bit location adjacent address 00000003 indicates
21 that a break should occur at assembly instruction number 3. Since this function is
22 carried out within the base station 218, there is no reason to have such functionality
23 embedded within standard microcontroller 232, and no reason to provide such
24 functionality in a bond-out device used for In-Circuit Emulation.

25 In operation, a program counter 614 is used to count down the program
26 instructions as they are retrieved for execution. In addition, program counter 614
27 addresses look-up table 610 to determine whether or not a break bit is present. If
28 a break bit is present, a breakpoint controller 618 is notified that a break is to occur
29 at the next instruction and breakpoint controller 618 sends a break command over

1 interface 226 to standard microcontroller 232. In this manner, the debug software
2 operating in host computer 210 can insert a breakpoint at any instruction within
3 look-up table 610 to effect a break in the operation of the program. Since
4 microcontroller 232 requires no memory for a look-up table analogous to 610, the
5 microcontroller can be made smaller while still providing full break functionality.
6 In this manner, host computer 210 can implement a break at any desired point so
7 that debug operations can be carried out.

8 Referring now to **FIGURE 9**, a process 700 describes an embodiment of the
9 present breakpoint control function in greater detail starting at 704. At 708, the host
10 computer 210 programs the look-up table 610 with any desired breakpoints. The
11 system is then initialized to assembly instruction address 0 (the first address) at
12 712 and the breakpoint bit from the look-up table 610 is read at the current
13 assembly instruction address at 716. At 720, if the break bit is set to 1, control
14 passes to 726 where a break command is sent to microcontroller 232 and the
15 system halts at 730. In this halted mode at 730, the host computer 210 can read
16 memory locations and registers from the virtual microcontroller 220 in order to
17 ascertain various operational status information and thereby carry out debug
18 operations. In the event the break bit is equal to 0 at 720, the instruction at the
19 current assembly instruction address is read at 734 and then executed at 738. The
20 assembly instruction address is then incremented at 742 and control returns to 716
21 where the next break bit is read from the look-up table 610.

22 Thus, a mechanism is provided for minimizing the amount of circuitry
23 required within the actual standard microcontroller 232 while still providing the
24 ability to do extensive debugging functions by providing for easy breakpoint
25 programming in the host computer 210.

26 While the present embodiment is implemented using a processor that does
27 not use pipelined instructions, this is not to be considered limiting. As long as
28 adequate time is available to serialize and transmit data over the interface, the
29 present interface and break management techniques could equally well be
30 implemented in a pipelined processor.

1 Those skilled in the art will understand that although the current invention
2 has been explained in terms of providing in-circuit emulation of the core processing
3 functions of a microcontroller. However, the present invention can be realized for
4 any complex electronic device for which in-circuit emulation is needed including,
5 but not limited to, microprocessors and other complex large scale integration
6 devices without limitation. Moreover, although the mechanism for use of the
7 interface between the host processor and the FPGA has been described in the
8 environment of an ICE system, this should not be considered limiting since this
9 interface mechanism can be used for other systems requiring FPGA programming
10 and communication functions over a single interface.

11 Those skilled in the art will recognize that the present invention has been
12 described in terms of exemplary embodiments based upon use of a programmed
13 processor. However, the invention should not be so limited, since the present
14 invention could be implemented using hardware component equivalents such as
15 special purpose hardware and/or dedicated processors which are equivalents to
16 the invention as described and claimed. Similarly, general purpose computers,
17 microprocessor based computers, micro-controllers, optical computers, analog
18 computers, dedicated processors and/or dedicated hard wired logic may be used
19 to construct alternative equivalent embodiments of the present invention.

20 Those skilled in the art will appreciate that the program steps and associated
21 data used to implement the embodiments described above can be implemented
22 using disc storage as well as other forms of storage such as for example Read
23 Only Memory (ROM) devices, Random Access Memory (RAM) devices; optical
24 storage elements, magnetic storage elements, magneto-optical storage elements,
25 flash memory, core memory and/or other equivalent storage technologies without
26 departing from the present invention. Such alternative storage devices should be
27 considered equivalents.

28 The present invention, as described in embodiments herein, is implemented
29 using a programmed processor executing programming instructions that are
30 broadly described above in flow chart form that can be stored on any suitable

1 electronic storage medium or transmitted over any suitable electronic
2 communication medium. However, those skilled in the art will appreciate that the
3 processes described above can be implemented in any number of variations and
4 in many suitable programming languages without departing from the present
5 invention. For example, the order of certain operations carried out can often be
6 varied, additional operations can be added or operations can be deleted without
7 departing from the invention. Error trapping can be added and/or enhanced and
8 variations can be made in user interface and information presentation without
9 departing from the present invention. Such variations are contemplated and
10 considered equivalent.

11 While the invention has been described in conjunction with specific
12 embodiments, it is evident that many alternatives, modifications, permutations and
13 variations will become apparent to those skilled in the art in light of the foregoing
14 description. Accordingly, it is intended that the present invention embrace all such
15 alternatives, modifications and variations as fall within the scope of the appended
16 claims.

17 What is claimed is: